A prototype sixteen channel charge-coupled device (CCD) system has been constructed for use with the prototype Time Projection Chamber (TPC) installed at the Bevalac at LBL. The system stores and digitizes analog pulse height information as a function of time from a set of proportional wires or cathode pads and provides the TPC with a true three-dimensional spatial readout. The performance of the system was found to be comparable tothat of an equivalent ADC system.
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I. Introducti on
The Time Projection Chamber (TPC) to be installed at the Positron-Electron Project (PEP) at Stanford, California, is a new type of charged-particle detector that provides particle identification through ionization loss sampling as well as three-dimensional particle trajectory measurement. The principle of operation of the TPC is illustrated in Fig. 1 . Ionization electrons left by a charged particle traversing a gaseous medium drift to the proportional wires under the influence of parallel electric and magnetic fields.1 The magnetic field allows a measurement of the particle momentum as well as reducing transverse diffusion of the drifting electrons. Referring to Fig. 1 , the coordinate Y, perpendicular to the wires but in the wire plane, is measured by the wire number.
The coordinate X, along the proportional wires, is measured by cathode induction pads under the proportional wires. The performance of these pads is the subject of another paper.7 The third coordinate, Z, the drift direction, is measured from the drift time. The proportional wires also provide an energy loss sampling measurement for particle identification from the measurement of the pulse height on each of the wires (ionization loss or dE/dx sampling). 
II. The Prototype System
The prototype system is shown in Fig. 2 indicating the presence of a track,the input signal is sampled and stored at the fast rate (13.123 MHz) for a time that is greater than the maximum drift time possible for an event after a fast trigger. Then the CCD is read out at the lower frequency (110 kHz) and digitized by a low cost ADC. The digital information is stored on magnetic tape for later analysis. Figure  3 illustrates the sampling nature of the CCD. Figure  3a shows the input waveform and Figs. 3b and 3c show the sampled waveform for two different clock phases with respect to the fast track-indicating signal (trigger). The CCD samples the input waveform over a narrow period of time (about 6 nsec) on the negative-going transition of the clock.
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Illustration of CCD sampling of input and two output waveforms, (b) and different clock phases.
The sampling of Fig. 3 is rather coarse; only three or four samples (or "buckets") of the waveform are stored. The prototype CCD system had variable width unipolar shaper-amplifiers. Data was taken with the shaper-amplifiers set for two different widths; resulting in 7 and 15 samples (on the average) per track. Figure 4 is an online picture of one event from one CCD channel located on a pad. The horizontal axis of Fig. 4 corresponds to time. The proportional wire gain of the chamber at the time that Fig. 4 was taken was only a few hundred. The gain of the shaper-amplifier was raised to provide the same net gain for the system as for normal data taking, which was done at a wire gain of several thousand with a correspondingly smaller amplifier gain. As a consequence, the noise in Fig. 4 , as illustrated by the variation in buckets before and after the peak, is considerably worse than for normal data taking. Data were taken with both values of the wire gain. The results will be discussed later.
Referring back to Fig. 2 , the CCD readout system consists of three modules; the CCD-ADC module, the clock module and the buffer memory module. The CCD's continually sample the input waveform. But only after an event trigger to the clock module does the readin process start. After shifting signals into the CCD for a predetermined number of fast clock cycles, the clock is slowed to the readout frequency and the output of the various CCD channels are multiplexed and digitized by four 8-bit ADC's. waveform (a), (c), from two digitized, the FIFO's are read out onto the CAMAC datawpy.
Tht-clock! module is used to generate the CCD and readout clocks, as well as provide the timing signals for the other two rmlodules. The clock module has considerable flexibility in order to study the CCD performance under a variety of operating conditions. Scalers in the clock module can be preset via the CAMAC dataway, providing a variety of readout modes. The readout frequency can be varied from 110 kHz to 12 kHz via the read/divide counter. The time between the tri -ier and first bucket (sample) that is digitized (oni/ ,i of the 455 buckets of the CCD are digitized) car, be varied via the overall counter and the sample countLer. The time between the trigger pulse and the switch from sampling frequency to readout frequency can be varied via the sample counter.
Slowing dcwn tld clock earlier during the readout increases Liie c-rk current and permits measurement of dark current variations. Normally, the first 64 samples taken after a trigger has occurred are digitized and the first of those 64 samples is clocked through the complete 455 buckets at the high rate. This minimizes the dark current. It is possible, however, to clock the buckets through at rates as low as 12 kHz, and to start digitizing samples either before or after the trigger is received. Digitization can start up to 60 clock periods before the trigger.
This allows a delayed trigger to be used. (common to all 16 channels). An individual input bias for each chip, V1, can be varied to optimize and match the nerformance of the individual channels.
An output bies, VO5' can be used to provide a pedestal for each channel. VOS is common to all 16 channels.
214
The gain of the CCD channels varied by 10% from channel to channel. The buffered attenuators of The integration of the CCD's into the Bevatron system is illustrated in Fig. 8 Tests were performed on the CCD chips themselves tocheck the measured specifications.3 The RMS noise of the CCD's was measured to be between 1/500 and 1/700 of the maximum input signal, depending on the par'ticular chip. This is equivalent to a dynamic range of at least 54 db. The transfer efficiency was measured to be between 93% and 94% for 455 transfers at 13 mHz yielding an individual cell transfer efficiency of 99.985% at this frequency. This agrees with other measurements done at LBL.4 An 8-bit ADC was used and its resolution was the limiting factor in determining the performance of the CCD system.
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The CCD clock, was carefully optimized. The clock pulse shape is shown in Fig. 5 . The relatively slow rise time of -15 nsec was necessary to minimize glitch problems with the CCD. Originally, two types of glitches (positive transients occurrinq in the output) were observed with the CCD's. The first type of glitch occurred at regular periods during the slow readout and was attributed to the way the chip is laid out, the glitches occurring when the shifting charge passes a discontinuity on the chip. The second type of glitch occurred when the clock'was changed from sampling frequency'to readout frequency. Both types of glitches were reduced to negligible levels by setting the rise and fall time of the clock to be 15 nsec, by using a sampling frequency of 13.123 .M1Hz or less, and by using the same clock rise time, width, and amplitude for' sampling and digitization. Only the freqs ency of the clock is changed when reading out.
Another potential drawback to a CCD system is dark current. As the charge is shifted from bucket to bucket through the CCD, the dark current is shifted and added to the noise of the subsequent buckets. Thus, the real signal appears to be superimposed on a rising background. The slope of the background is a characterization of the dark current. The dark current in the CCD was studied extensively.
Measurements of the dark current were made as a function of temperature and readout frequency. It was found that by providing a pedestal on the output of the CC3 (see Fig. 5 ), the dark current variations could be reduced considerably at the expense of slightly reduced dynamic range. For a typical CCD channel, a pedestal of 20 counts (out of 256 total for the ADC), reduced the dark current to about 2 mv/msec at 200C while reducing the dynamic range by about 8%. For the readout speed used, this corresponded to a baseline shift of less than 1/2 a count from beginning to end of readout. Cooling the CCD below 200C did not improve this figure appreciably, so the CCD's were run at 200C during the Bevalac data taking.
IV. Bevatron Data-Taking
After bench tests, the CCD prototyne system was installed with the TPC prototype at the Bevalac in a real data-taking environment. The CCD's were coupled either to 66 wires or 16 pads of the Bevalac TPC prototype." The chamber was tested in particle beams of 1.8 GeV/c and 0.8 GeV/c protons, pions, and positrons. The CCD's were tested with two different input amplifier shaping times (corresponding to 7 and 15 bucket sampling) and with two different chamber wire gains (-300 and 2400). The truncated means for 1 .8 GeV/c protons as processed by the ADC system and the CCD system were computed. Figure 18 shows Figure 19 shows the correlation between the CCD-measured and ADC-measured position residuals. The strong correlation indicates that both systems are indeed measuring the same quantity. Not all pertinent corrections have been applied to the data to obtain these preliminary results. The significant point is the strong correlation between the signal processing systems on a track-to-track basis as shown by Fig. 19 (and 
c) Time Resolution
With the CCD'smeasuring the signals on the proportional wires, the time resolution of the CCD's was measured in the following manner. For each CCD channel, for each event, the pulse height, P, for the three buckets with the largest pulse heights was fit to a quadratic function of time, t.
P(t) = a + bt + ct2
The time of the event was defined to be the time, tmax, at the maximum of this function.
( max = 0. between the TDC and CCD measured drift times was found to be very good.
In conclusion, a CCD prototype system for the TPC has been constructed and tested in a particle beam. Preliminary results indicate that the CCD system performs as well as a conventional ADC system while providing very good time resolution. The CCD concept as employed by the TPC system appears to be a viable one.
